Timing Aware Dummy Metal Fill Methodology

نویسندگان

  • Luis Charre
  • Bruno Gravano
  • Rémi Pôssas
  • Chen Zheng
چکیده

In this paper, we analyzed parasitic coupling capacitance coming from dummy metal fill and its impact on timing. Based on the modeling, we proposed two approaches to minimize the timing impact from dummy metal fill. The first approach applies more spacing between critical nets and metal fill, while the second approach leverages the shielding effects of reference nets. Experimental results show consistent improvement compared to traditional metal fill method.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Study of the Metal Filling Impact on Standard Cells and their Associated Interconnects Using Ring Oscillators: Definition of the Metal Fill Corner Concept

In advanced very-large-scale integration (VLSI) circuits, the planarity of each metal layer and interlayer dielectric (ILD) is essential to avoid significant yield losses. The primary technique used to attain high levels of planarity is chemical-mechanical polishing (CMP). Several studies of CMP process impact on electrical parameters [1] and planarity [2] are available. In order to reduce the ...

متن کامل

ILP-Based Co-Optimization of Cut Mask Layout, Dummy Fill and Timing for Sub-14nm BEOL Technology

Self-aligned multiple patterning (SAMP), due to its low overlay error, has emerged as the leading option for 1D gridded back-end-of-line (BEOL) in sub-14nm nodes. To form actual routing patterns from a uniform “sea of wires”, a cut mask is needed for line-end cutting or realization of space between routing segments. Constraints on cut shapes and minimum cut spacing result in end-of-line (EOL) e...

متن کامل

Using Smart Dummy Fill and Selective Reverse Etchback for Pattern Density Equalization

The techniques of dummy fill and reverse etchback are often used prior to a chemical mechanical polishing (CMP) process to prevent film pattern density mismatches that lead to post-CMP film thickness variation. In this work, we present a methodology that utilizes both techniques in an intelligent fashion, and shows that both techniques can be used together to create a better balance of pattern ...

متن کامل

Coupling-Constrained Dummy Fill for Density Gradient Minimization

Dummy fill is typically performed by foundries to achieve layout pattern uniformity for chip yield enhancement. However, filling dummies may greatly increase interconnect coupling capacitance and lead to explosion of mask data. Therefore, it is desirable to simultaneously consider the coupling constraints, the number of inserted dummies, and the density gradient during dummy fill. In this paper...

متن کامل

Investigation of the capacitance deviation due to metal-fills and the effective interconnect geometry modeling

In this paper, the influence of floating dummy metalfills on interconnect parasitic is analyzed with the variations of possible factors which can affect the capacitance. Recently proposed chip-level metal-fill modeling, replacing metal-fill layer with effective high-k dielectric, has been reviewed in detail. Using a systematized modeling flow, the property of the effective permittivity in the m...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • CoRR

دوره abs/1711.01407  شماره 

صفحات  -

تاریخ انتشار 2017